A low-power portable H.264/AVC decoder using elastic pipeline
نویسندگان
چکیده
We propose an elastic pipeline architecture that can apply dynamic voltage scaling (DVS) to a dedicated hardware, and implement the elastic pipeline to a portable H.264/AVC decoder LSI with embedded frame buffer SRAM. A supply voltage and operating frequency are decreased by a feedback-type voltage/frequency control algorithm. In a portable H.264/AVC decoder, embedded SARM can be utilized as frame buffer since the frame buffer is not so large that an external DRAM is required. In the proposed pipeline architecture, the power in the embedded SRAM and even in a local bus connecting with the frame buffer SRAM can be controlled by DVS. We carried out simulation in the 320 × 180 pixels baseline profile and 320 × 240 pixels mail profile. The total power reduction in 320 × 180 pixels and 320 × 240 pixels are 30% and 31%, respectively.
منابع مشابه
A 50% Power Reduction in H.264/AVC HDTV Video Decoder LSI by Dynamic Voltage Scaling in Elastic Pipeline
We propose an elastic pipeline that can apply dynamic voltage scaling (DVS) to hardwired logic circuits. In order to demonstrate its feasibility, a hardwired H.264/AVC HDTV decoder is designed as a real-time application. An entropy decoding process is divided into context-based adaptive binary arithmetic coding (CABAC) and syntax element decoding (SED), which has advantages of smoothing workloa...
متن کاملVery-large-scale integration design of a low-power and cost-effective context-based adaptive variable length coding decoder for H.264/AVC portable applications
Context-based adaptive variable length coding (CAVLC) is a new and efficient entropy coding tool in H.264/AVC (advanced video coding). This study proposes a low-power and cost-effective CAVLC decoding architecture for the H.264/ AVC baseline profile. Specifically, this study proposes an optimum two-layer power model for the variable length look-up table (VLUT) in the CAVLC decoder, and divides ...
متن کاملLow-power techniques for video decoding
The H.264 video coding standard can deliver high compression efficiency at a cost of large complexity and power. The increasing popularity of video capture and playback on portable devices requires that the energy of the video processing be kept to a minimum. This work implements several architecture optimizations that reduce the system power of a high-definition video decoder. In order to deco...
متن کاملPipelining Architecture Design of the H.264/AVC [email protected] Codec For HD Applications
This paper presents the macroblock/slice level pipeline structure for an H.264/AVC [email protected] codec. In H.264/AVC, level 4.2 (L4.2) in high profile (HP) describes the encoding/decoding capability of 1920x1088@64p sequence/ bitstream of up to 62.5 Mbps. To meet this tremendous specification, the novel hardwired architecture of the H.264/AVC codec is also presented. It supports both encoding and dec...
متن کاملMethods for Power/Throughput/Area Optimization of H.264/AVC Decoding
This paper presents methods for efficient optimization of ASIC implementation for H.264/AVC video decoding. A systematic approach in optimization is presented in a top-down flow. Tradeoffs among Power, Throughput, and Area (PTA) at both system level and block level are studied and balanced. The system architecture is first evaluated. We then focus on the pipeline organization, parallelism, and ...
متن کامل